Shopping Cart

No products in the cart.

BS ISO 20794-4:2020

$198.66

Road vehicles. Clock extension peripheral interface (CXPI) – Data link layer and physical layer

Published By Publication Date Number of Pages
BSI 2020 70
Guaranteed Safe Checkout
Categories: ,

If you have any questions, feel free to reach out to our online customer service team by clicking on the bottom right corner. Weโ€™re here to assist you 24/7.
Email:[email protected]

This document specifies the CXPI data link layer and the CXPI physical layer.

The DLL is based on:

  • priority-based CXPI network access;

  • non-destructive content-based arbitration;

  • broadcast frame transfer and acceptance filtering; and

  • node related error detection and error signalling.

The CXPI physical layer (PHY) requirements comprise of:

  • physical signalling (PS) sub-layer, which specifies the requirements of the clock generation function, the encoding and decoding of CXPI frames, and bit-wise collision resolution logic;

  • physical media attachment (PMA) sub-layer, which specifies the requirements of the signal shaping waveform logic;

  • physical media dependent (PMD) sub-layer, which specifies the requirements of the CXPI network termination, electrostatic discharge protection, etc., and device connector requirements; and

  • physical media (PM), which specifies the requirements of the CXPI network cable/wiring harness.

PDF Catalog

PDF Pages PDF Title
2 undefined
7 Foreword
8 Introduction
11 1 Scope
2 Normative references
3 Terms and definitions
12 4 Symbols and abbreviated terms
4.1 Symbols
13 4.2 Abbreviated terms
14 5 Conventions
15 6 Introduction to data link layer and physical layer
6.1 Frames
6.2 Frame collision avoidance
6.3 Error detection and indication
6.4 Clock transmission and detection
7 Service interface parameters (SIP)
7.1 SIP โ€” General
7.2 SIP โ€” Data type definitions
16 7.3 SIP โ€” Ftype, frame type
7.4 SIP โ€” ReqId, request identifier
7.5 SIP โ€” ReqTypeId, request type identifier
7.6 SIP โ€” PDU, protocol data unit
17 7.7 SIP โ€” Length, length of PDU
7.8 SIP โ€” ev_wakeup_ind, event wake-up indication (optional)
7.9 SIP โ€” cmd_wakeup_req, command wake-up request
18 7.10 SIP โ€” NMInfo, network management information
7.11 SIP โ€” SCT, sequence count
7.12 SIP โ€” Result, result
8 Data link layer (DLL)
8.1 SI โ€” L_Data.req and L_Data.ind service interface
19 8.2 SI โ€” L_Data.req and L_Data.ind service interface parameter mapping
20 8.3 DLL โ€” Service interface with L_Ftype parameter mapping
8.3.1 DLL โ€” L_Data.req and L_Data.ind with L_Ftype = NormalCom (L_Length = NULL)
21 8.3.2 DLL โ€” L_Data.req and L_Data.ind with L_Ftype = NormalCom (L_Length โ‰ฅ 0016)
22 8.3.3 DLL โ€” L_Data.req and L_Data.ind interface with L_Ftype = DiagNodeCfg
23 8.4 DLL โ€” Frame fields
8.4.1 DLL โ€” Frame field definition
24 8.4.2 DLL โ€” Request type identifier and request identifier fields
25 8.4.3 DLL โ€” L_FI (frame information) field
26 8.4.4 DLL โ€” L_DATA (data field)
27 8.4.5 DLL โ€” L_CRC field
29 8.5 DLL โ€” Internal operation
30 8.6 DLL โ€” Timing parameters
8.6.1 DLL โ€” IBS timing handling
8.6.2 DLL โ€” IFS timing handling
31 8.6.3 DLL โ€” Beginning condition of frame
32 8.6.4 DLL โ€” Start of frame
8.6.5 DLL โ€” Frame transmission time
33 8.7 DLL โ€” Completion of frame
8.7.1 DLL โ€” General
8.7.2 DLL โ€” Completing condition of L_PTYPE field
8.7.3 DLL โ€” Completing condition of L_PID field
34 8.7.4 DLL โ€” Completing condition of frame
8.8 DLL โ€” Byte arbitration
8.9 DLL โ€” Function models
8.9.1 DLL โ€” Transmission logic
35 8.9.2 DLL โ€” Reception logic
36 8.10 DLL โ€” Error detection
8.10.1 DLL โ€” General
8.10.2 DLL โ€” Byte error (Err_DLL_Byte)
37 8.10.3 DLL โ€” CRC error (Err_DLL_CRC)
8.10.4 DLL โ€” Parity error (Err_DLL_Parity)
8.10.5 DLL โ€” Data length code error (Err_DLL_DLC)
8.10.6 DLL โ€” Data length code extension error (Err_DLL_DLCext)
38 8.10.7 DLL โ€” Framing error (Err_DLL_Framing)
8.10.8 DLL โ€” Exception handling for L_FI_DLC = ‘11112’ detection
9 Physical layer (PHY)
9.1 PHY โ€” Overview
39 9.2 PHY โ€” Concept of waveform generation
40 9.3 PHY โ€” Physical signalling (PS) requirements
9.3.1 PHY โ€” PS general
41 9.3.2 PHY โ€” PS physical interface configuration
9.3.3 PHY โ€” PS bit rate
9.3.4 PHY โ€” PS bit sample timing
42 9.3.5 PHY โ€” PS encoding and decoding logic
45 9.3.6 PHY โ€” PS clock generation
46 9.3.7 PHY โ€” PS node clock synchronization and bit synchronization
9.3.8 PHY โ€” PS detection of clock existence
47 9.3.9 PHY โ€” PS bit-wise collision resolution
9.3.10 PHY โ€” PS AC parameters
48 9.3.11 PHY โ€” PS node transmission of wake-up pulse
49 9.4 PHY โ€” Physical medium attachment (PMA) requirements
9.4.1 PHY โ€” PMA general
50 9.4.2 PHY โ€” PMA electrical parameters
52 9.4.3 PHY โ€” PMA AC parameters
60 9.4.4 PHY โ€” PMA wake-up pulse and dominant pulse filter time
63 9.5 PHY โ€” Physical media dependent (PMD) sub-layer requirements
9.5.1 PHY โ€” PMD entity requirements
9.5.2 PHY โ€” PMD device interface requirements
64 9.6 PHY โ€” Physical media (PM) sub-layer requirements
9.7 PHY โ€” Control and event services
9.7.1 PHY โ€” Control and event service interface
65 9.7.2 PHY โ€” Wake-up request
9.7.3 PHY โ€” Wake-up event
66 Bibliography
BS ISO 20794-4:2020
$198.66